WHAT IS CLAIMED IS:

1

2

3

4

5

6

7

16

17

18

19

20

	-	~ ·		, ,
1.	Δ	data	nrocessor	comprising:
	7.1	$\alpha\alpha \cup \alpha$	DIOCCDDOL	COMPTIBILITY

an instruction execution pipeline comprising N processing stages, each of said N processing stages capable of performing one of a plurality of execution steps associated with a pending instruction being executed by said instruction execution pipeline;

a data cache capable of storing data values used by said pending instruction;

a plurality of architectural registers capable of receiving said data values from said data cache;

bypass circuitry capable of transferring a first data value from said data cache directly to a functional unit in one of said N processing stages without first storing said first data value in a destination one of said plurality of architectural registers; and

a cache refill controller capable of detecting that a cache miss has occurred at a first address associated with said first data value, receiving a missed cache line from a main memory coupled to said data processor, and causing said first data value to be transferred from said missed cache line to said functional unit.

- 2. The data processor as set forth in Claim 1 wherein said cache refill controller is further capable of stalling said instruction execution pipeline after said cache miss by halting clock signals driving said instruction execution pipeline.
 - 3. The data processor as set forth in Claim 2 further comprising a clock controller coupled to said cache refill controller and capable of generating said clock signals driving said instruction execution pipeline, wherein said clock controller stalls said instruction execution pipeline by halting said clock signals in response to a command from said cache refill controller.
 - 4. The data processor as set forth in Claim 3 wherein said cache refill controller causes said first data value to be transferred to said functional unit when said instruction execution pipeline is stalled.
- 5. The data processor as set forth in Claim 4 wherein said cache refill controller is further capable of storing said missed cache line into said data cache.

2

3

4

1

2

- 1 6. The data processor as set forth in Claim 5 wherein said 2 cache refill controller causes said first data value to be 3 transferred to said functional unit by retrieving said first data 4 value from said missed cache line stored in said data cache.
 - 7. The data processor as set forth in Claim 6 wherein said cache refill controller causes said first data value to be transferred to said functional unit after said cache miss via said bypass circuitry.
 - 8. The data processor as set forth in Claim 7 wherein said clock controller generates an early clock signal when said execution pipeline is stalled, wherein said early clock signal causes said first data value to be transferred to said functional unit from said data cache.
 - 9. The data processor as set forth in Claim 8 wherein said cache refill controller restarts said instruction execution pipeline after said clock controller generates said early clock signal.

22

1	10. A processing system comprising:			
2	a data processor;			
3	a memory coupled to said data processor;			
4	a plurality of memory-mapped peripheral circuits coupled			
5	to said data processor for performing selected functions in			
6	association with said data processor, wherein said data processor			
7	comprises:			
8	an instruction execution pipeline comprising N			
2	processing stages, each of said N processing stages capable of			
4) 19: UT	performing one of a plurality of execution steps associated			
1 <u>4</u> £	with a pending instruction being executed by said instruction			
12] 	execution pipeline;			
13	a data cache capable of storing data values used by			
174	said pending instruction;			
1 5 1	a plurality of architectural registers capable of			
16	receiving said data values from said data cache;			
17	bypass circuitry capable of transferring a first			
18	data value from said data cache directly to a functional unit			
19	in one of said N processing stages without first storing said			
20	first data value in a destination one of said plurality of			

a cache refill controller capable of detecting that

architectural registers; and

23

24

25

26

27

a cache miss has occurred at a first address associated with said first data value, receiving a missed cache line from a main memory coupled to said data processor, and causing said first data value to be transferred from said missed cache line to said functional unit.

- 11. The processing system as set forth in Claim 10 wherein said cache refill controller is further capable of stalling said instruction execution pipeline after said cache miss by halting clock signals driving said instruction execution pipeline.
- 12. The processing system as set forth in Claim 11 further comprising a clock controller coupled to said cache refill controller and capable of generating said clock signals driving said instruction execution pipeline, wherein said clock controller stalls said instruction execution pipeline by halting said clock signals in response to a command from said cache refill controller.

3

4

- 1 13. The processing system as set forth in Claim 12 wherein
- 2 said cache refill controller causes said first data value to be
- 3 transferred to said functional unit when said instruction execution
- 4 pipeline is stalled.
- 1 14. The processing system as set forth in Claim 13 wherein
- 2 said cache refill controller is further capable of storing said
- 3 missed cache line into said data cache.
 - 15. The processing system as set forth in Claim 14 wherein said cache refill controller causes said first data value to be transferred to said functional unit by retrieving said first data value from said missed cache line stored in said data cache.
 - 16. The processing system as set forth in Claim 15 wherein said cache refill controller causes said first data value to be transferred to said functional unit after said cache miss via said bypass circuitry.

signal.

- 1 17. The processing system as set forth in Claim 16 wherein
- 2 said clock controller generates an early clock signal when said
- 3 execution pipeline is stalled, wherein said early clock signal
- 4 causes said first data value to be transferred to said functional
- 5 unit from said data cache.
- 18. The processing system as set forth in Claim 17 wherein said cache refill controller restarts said instruction execution pipeline after said clock controller generates said early clock

12

13 [_____

14⁴ 15

16

1 19. For use in a data processor comprising 1) an instruction execution pipeline comprising N processing stages, each of the N 2 processing stages capable of performing one of a plurality of 3 execution steps associated with a pending instruction being 4 executed by the instruction execution pipeline, and 2) bypass 5 circuitry capable of transferring a first data value from a data 6 7 · cache directly to a functional unit in one of the N processing 8 stages without first storing the first data value in a destination 9 architectural register, a method of handling a cache miss 41 10 U comprising the steps of:

detecting that a cache miss has occurred at a first address associated with the first data value;

stalling the operation of the instruction execution pipeline;

receiving a missed cache line from a main memory coupled to the data processor;

transferring the first data value from the missed cache line to the functional unit.

2

3

4

- 1 20. The method as set forth in Claim 19 wherein the step of
- 2 stalling comprises the sub-step of halting clock signals driving
- 3 the instruction execution pipeline.
- 1 21. The method as set forth in Claim 20 further comprising
- 2 the step of storing the missed cache line into the data cache.
 - 22. The method as set forth in Claim 21 wherein the step of transferring comprises the sub-step of retrieving the first data value from the missed cache line stored in the data cache.
 - 23. The method as set forth in Claim 23 wherein the step of transferring further comprises the sub-step of transferring the first data value to the functional unit after the cache miss via the bypass circuitry.
 - 24. The method as set forth in Claim 23 further comprising the step of restarting the instruction execution pipeline after completion of the sub-step of transferring the first data value to the functional unit after the cache miss via the bypass circuitry.